Part Number Hot Search : 
AT2127 BD46251G 00158 3ESK7M STP9NB50 LT1425CS YF10T EHS8B1
Product Description
Full Text Search
 

To Download MC34016DW Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Order this document by MC34016/D
MC34016 Cordless Universal Telephone Interface
The MC34016 is a telephone line interface meant for use in cordless telephone base stations for CT0, CT1, CT2 and DECT. The circuit forms the interface towards the telephone line and performs all speech and line interface functions like dc and ac line termination, 2-4 wire conversion, automatic gain control and hookswitch control. Adjustment of transmission parameters is accomplished by two 8-bit registers accessible via the integrated serial bus interface and by external components. * DC Masks for Voltage and Current Regulation
CORDLESS UNIVERSAL TELEPHONE INTERFACE
SEMICONDUCTOR TECHNICAL DATA
* * * * * * *
Supports Passive or Active AC Set Impedance Applications Double Wheatstone Bridge Sidetone Architecture Symmetrical Inputs and Outputs with Large Signal Swing Capability Gain Setting and Mute Function for Tx and Rx Amplifiers Very Low Noise Performance Serial Bus Interface SPI Compatible Operation from 3.0 to 5.5 V
20 1
P SUFFIX PLASTIC PACKAGE CASE 738
FEATURES
20
Line Driver Architecture * Two DC Masks for Voltage Regulation
1
* * * *
Two DC Masks for Current Regulation Passive or Active Set Impedance Adjustment Double Wheatstone Bridge Architecture Automatic Gain Control Function
DW SUFFIX PLASTIC PACKAGE CASE 751D
PIN CONNECTIONS Transmit Channel * Symmetrical Inputs Capable of Handling Large Voltage Swing
Clk 1 Data 2 Out2 3 Stab 4 Gnd 5 HKSW 6 Out1 7 VCC 8 Iref 9 HYL 10 (Top View) 20 BEN 19 LAO 18 LAI 17 SRF 16 AGC 15 Tx2 14 Tx1 13 Rx1 12 Rx2 11 HYS
* * *
Gain Select Option via Serial Bus Interface Transmit Mute Function, Programmable via Bus Large Voltage Swing Capability at the Telephone Line
Receive Channel * Double Sidetone Architecture for Optimum Line Matching
* * *
Symmetrical Outputs Capable of Producing High Voltage Swing Gain Select Option via Serial Bus Interface Receive Mute Function, Programmable via Serial Bus
Serial Bus Interface * 3-Wire Connection to Microcontroller
* * *
One Programmable Output Meant for Driving a Hookswitch Two Programmable Outputs Capable of Driving Low Ohmic Loads Two 8-Bit Registers for Parameter Adjustment
Device
ORDERING INFORMATION
Operating Temperature Range TA = -20 to +70C Package DIP SO-20
MC34016P MC34016DW
(c) Motorola, Inc. 1996
Rev 1
MOTOROLA ANALOG IC DEVICE DATA
1
MC34016
Representative Block Diagram
Rx1 Rx Outputs Rx2 Tx1 Tx Inputs Tx2 Tx MC34016 Rx
HYS HYL
LAI
SRF
IBG Line Driver VBG LAO Hook Switch
Gnd
+ Supply VCC Iref +5.0 V Serial Bus Inputs Logic Outputs Clk Serial Bus Interface Data BEN Out1 Out2 HKSW AGC - AGC B (Ring) A (Tip)
This device contains 610 active transistors + 242 gates.
MAXIMUM RATINGS
Rating Operation Supply Voltage All Other Inputs Operating Ambient Temperature Junction Temperature
NOTE: ESD data available upon request.
Symbol VCC Vin TA TJ
Value -0.5, 6.5 -0.5, VCC +0.5 -20 to +70 +150
Unit V V C C
2
MOTOROLA ANALOG IC DEVICE DATA
MC34016
DC ELECTRICAL CHARACTERISTICS (All parameters are specified with Bit 0 of Register 1 set to 1, the rest of the
bits in both registers set to 0, TA = 25C, VCC = 5.0 V, Iline = 15 mA, f = 1.0 kHz, Test Circuit in Figure 9, unless otherwise noted.) Parameter VOLTAGE REGULATION Line Voltage Vline Iline = 5.0 mA Iline = 15 mA Iline = 60 mA 3.7 4.2 6.6 4.0 4.5 6.85 4.3 4.8 7.1 V Condition Min Typ Max Unit
CURRENT REGULATION (Bit 4, Reg.1 = 1; Bit 1, Reg. 2 = 1; RAGC = 47 k) Line Voltage Vline Line Current Iline Line Current Iline in Protection Mode DC BIASING Operating Supply Voltage VCC Current Consumption from VCC Source Capabiltiy Pin LAO in Speech Mode Source Capability Pin LAO in Dialing Mode (Bit 5, Reg. 1 = 1) Internal Pull Down Resistor at Pin LAO Bias Voltage at Pins HYL, HYS and LAI Bias Voltage at Pins Tx1 and Tx2 Bias Voltage at Pins Rx1 and Rx2 LOGIC INPUTS Logic Low Level Pins Clk, Data, BEN Logic High Level Pins Clk, Data, BEN LOGIC OUTPUTS Source Capability from Pins HKSW, Out1, Out2 Sink Capability into Pins HKSW, Out1, Out2 Output Voltage at VCC - 1.3 V Output Voltage at 0.5 V - 5.0 - - -1.0 - mA mA - - - 2.2 - - 0.6 - V V - VCC = 3.0 V, all Bits to 0 VCC = 5.0 V, all Bits to 0 VLAO = 0.7 V VLAO = 0.7 V - - - - 3.0 - - - - - - - - - 3.0 3.5 - - 11 1.3 1.5 1.3 5.5 4.0 4.5 -2.0 -5.0 - - - - V mA mA mA k V V V Iline = 15 mA Vline = 10 V Vline = 35 V Vline = 70 V 4.2 - - - 4.5 35 56 28 4.8 - - - V mA mA
AC ELECTRICAL CHARACTERISTICS (All parameters are specified with Bit 0 of Register 1 set to 1, the rest of the
bits in both registers set to 0, TA = 25C, VCC = 5.0 V, Iline = 15 mA, f = 1.0 kHz, Test Circuit in Figure 9, unless otherwise noted.) Parameter TRANSMIT CHANNEL Transmit Gain from VTx to Vline MC34016P MC34016DW VTx = 0.1 Vrms Iline = 70 mA, Bit 0, Reg. 2 = 1 Bit 4, Reg. 2 = 1 Bit 2, Reg. 2 = 1 - THD 2% VTx = 3.0 dBm 200 Between Tx1 and Tx2 -1.0 -1.25 -0.7 5.3 65 - - - - 0.25 -0.20 - 6.0 - 30 4.0 1.0 -79 1.5 0.85 0.7 6.7 - - - 2.0 - dB Condition Min Typ Max Unit
Gain Variation with Line Current Referred to Iline = 15 mA with the AGC Function Switched "Off" Gain Increase in 6.0 dB Mode Gain Reduction in Mute Condition Input Impedance at Tx1 or Tx2 Maximum Input Swing for VTx THD at the Line (Vline) Psophometrically Weighted Noise Level at the Line (Vline) RECEIVE CHANNEL Receive Gain from Vline to VRx Gain Variation with Line Current Referred to Iline = 15 mA with the AGC Function Switched "Off"
dB dB dB k Vpp % dBmp
Vline = 0.1 Vrms Iline = 70 mA, Bit 0, Reg. 2 = 1
-1.0 -0.7
0 -
1.0 0.7
dB dB
MOTOROLA ANALOG IC DEVICE DATA
3
MC34016
AC ELECTRICAL CHARACTERISTICS (continued) (All parameters are specified with Bit 0 of Register 1 set to 1, the rest of the
bits in both registers set to 0, TA = 25C, VCC = 5.0 V, Iline = 15 mA, f = 1.0 kHz, Test Circuit in Figure 9, unless otherwise noted.) Parameter RECEIVE CHANNEL Gain Increase in 6.0 dB Mode Gain Reduction in Mute Condition Input Impedance at HYL or HYS Output Impedance at Rx1 or Rx2 Maximum Input Swing at HYL or HYS Maximum Output Swing VRx Total Harmonic Distortion at VRx Psophometrically Weighted Noise Level at VRx AUTOMATIC GAIN CONTROL Gain Reduction in Transmit and Receive Channel with Respect to Iline = 15 mA Highest Line Current for Maximum Gain Lowest Line Current for Minimum Gain Gain Reduction in Transmit and Receive Channel with Respect to Iline = 35 mA Highest Line Current for Maximum Gain Lowest Line Current for Minimum Gain BALANCE RETURN LOSS Balance Return Loss with Respect to 600 SIDETONE Voltage Gain from VTx to VRx SERIAL BUS Clock Frequency BEN Rising Edge Setup Time Before First Clk Rising Edge Data Setup Time Before Clk Rising Edge Data Hold Time After Clk Rising Edge BEN Falling Edge Delay Time After Last Clk Rising Edge BEN Rising Edge Delay Time After Last BEN Falling Edge Power Supply Reset Voltage VCC - See t1 in Timing Diagram See t2 in Timing Diagram See t3 in Timing Diagram See t4 in Timing Diagram See t5 in Timing Diagram - - 500 500 500 1.5 6.0 - - - - - - - 2.5 550 - - - - - - kHz ns ns ns s s V Iline = 15 mA, Bit 0, Reg. 2 = 1 - - -20 dB f = 1.0 kHz 20 - - dB Iline = 70 mA - - Iline = 85 mA, Bit 1, Reg. 2 = 1 Bit 1, Reg. 2 = 1 Bit 1, Reg. 2 = 1 5.0 - - 5.0 - - 6.0 20 60 6.0 40 80 7.0 - - 7.0 - - dB mA mA dB mA mA Bit 5, Reg. 2 = 1 Bit 3, Reg. 2 = 1 - - for THD 2% for THD 10% Vline = 3.0 dBm 200 Between Tx1 and Tx2 5.3 70 - - - - - - 6.0 - 30 150 800 3.5 1.0 80 6.7 - - - - - 2.0 - dB dB k mVpp Vpp % Vrms Condition Min Typ Max Unit
4
MOTOROLA ANALOG IC DEVICE DATA
MC34016
PIN FUNCTION DESCRIPTION
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Symbol Clk Data Out2 Stab Gnd HKSW Out1 VCC Iref HYL HYS Rx2 Rx1 Tx1 Tx2 AGC SRF LAI LAO BEN Serial bus clock input Serial bus data input Logic output 2 Line driver compensation Ground Logic output for the hook switch Logic output 1 Supply input (+5.0 V) Reference current adjustment Hybrid input for long lines Hybrid input for short lines Receive output 2 Receive output 1 Transmit input 1 Transmit input 2 Automatic gain control input Sidetone reference input Line amplifier input Line amplifier output Serial bus enable input Description
MOTOROLA ANALOG IC DEVICE DATA
5
MC34016
DESCRIPTION OF THE CIRCUIT
Throughout this part, please refer to the typical application of Figure 10. The data given in this chapter refers to typical data of the characteristics. with : I
+ Iline x RRS AGC
AGC
Vline = VBG + (IBG x RDC1) + (Iline x RS) with: VBG =1.3 V IBG = 5.2 A RDC1 = DC setting resistor of 470 k in the typical application Iline = Line current RS = Slope resistor of 50 in the typical application thus: Vline = 3.75 + (50 x Iline)
By choosing different values of RDC1, the zener voltage can be adjusted to fit country specific requirements. In Figure 1, a curve shows Vline versus Iline for different RDC1 values. Pulse Dial Mask In this mask, the circuit is forced into a very low voltage drop mode meant for pulse dialing (e.g. make period during pulse dialing). Pin LAO of the MC34016 sources a current of 5.0 mA in this mode, saturating output transistor Q1. The line voltage Vline is now determined by the saturation voltage of Q1 and the dc slope resistor RS: Vline = VCE(sat)Q1 + (RS x Iline) 0.1 + (50 x Iline) Figure 2 shows Vline versus Iline. Current Regulation Masks These masks are equal to the voltage regulation mask up to a knee current. Above this current, the dc slope changes to a higher value fulfilling requirements such as those in France. Vline = 3.75 + (RS x Iline) for IAGC < Iknee
Vline = [IBG + (2.5 x (IAGC - Iknee))] x RDC1 + [VBG + (RS x Iline)] for IAGC > Iknee 6 MOTOROLA ANALOG IC DEVICE DATA
AAAAAAAAAAAAAAAA A A AAAAAAA A A AAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAA AAAAAAAAAA A AAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAA A A
AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA A A A AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AAAAA A A A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAA A AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A AAAAAAAAAAAAAAAAA AA A
For dc, the MC34016 incorporates four different masks which can be selected via the serial bus interface:
Bit 4, Reg. 1 `DC Mask' 0 Bit 5, Reg. 1 `DC Mode' 0 1 0 Bit 1, Reg. 2 `AGC Ratio' X X 0 DC Mask Selected Voltage Regulation Mask X 1 Pulse Dial Mask Current Regulation Mask with AGC Ratio 1:2 Current Regulation Mask with AGC Ratio 3:5 1 0 1 X = don't care
DC OPERATION
Iknee = 21 A for AGC ratio 1:2 Iknee = 31 A for AGC ratio 3:5 With RS = 50 and RAGC = 47 k, and the AGC ratio set to 3:5, IAGC will equal Iknee at a line current of 29 mA. With the AGC ratio set to 1:2, the knee occurs at 20 mA. Above these line currents, it can be derived that the dc slope of the circuit changes to: R xR DC1 R R 2.5 x S S Slope R AGC With the component values mentioned, a slope of 1300 will occur. Figures 3 and 4 shows Vline versus Iline in the two current regulation masks for different values of RDC1. When IAGC reaches 62 A for AGC ratio 3:5 or 52 A in case of AGC ratio 1:2, the MC34016 will enter protection mode after about 800 ms. In practice this mode occurs only under overload conditions. In protection mode, the MC34016 decreases the power dissipation in Q1 by drastically increasing the dc slope starting from Iknee. This results in a reduced line current which remains practically constant over line voltage. With the equation for Iagc it can be derived that:
+
)
Voltage Regulation Mask The voltage regulation mask is the default setting of the MC34016 after power-up. In this mode, the circuit behaves as a zener with a series resistor. The line voltage can be expressed as:
AGC ratio 3:5 1:2
Line Current to Enter Protection Mode 58 mA 49 mA
Line Current in Protection Mode 29 mA 20 mA
Once the MC34016 enters protection mode, it remains there until the output HKSW is toggled via Bit 0 of Register 1 (on-hook, off-hook).
Supply Voltage VCC The MC34016 operates from an external supply within a voltage range of 3.0 to 5.5 V. The current consumption with all bits set to 0, equals 3.0 mA at 3.0 V and 3.5 mA at 5.5 V.
AC SET IMPEDANCE
The MC34016 offers two possibilities for the adjustment of the ac set impedance. Either a passive or an active set impedance can be obtained. Passive Set Impedance In this application, the set impedance is formed by the ac impedance of the circuit itself in parallel with resistor RSET and capacitor CSET. An equivalent network equals:
RDC1
RDC1 x CM x RS
RSET
CM
RS
CSET
MC34016
With the component values of the typical application, the inductor has a value of about 2.4 H and RDC1 equals 470 k. In the audio range of 300-3400 Hz, these components form a fairly large parallel impedance to RSET and CSET. Therefore, the set impedance is mainly determined by the passive network R SET and C SET. In the typical application, RSET is 600 , but it can easily be replaced by a complex network to obtain a complex set impedance. Active Set Impedance An active set impedance can be obtained by placing a resistor between pin LAI and SRF (RSRF) as shown in Figure 11. By doing so, the MC34016 itself generates the ac set impedance and RSET and CSET can be omitted. An equivalent network now equals: Outputs In order to transmit signals to the line, the output stage of the MC34016 (line driver) modulates the zener previously described. To guarantee stability of the output stage capacitor CSTB of 100 pF is required
SIDETONE
The MC34016 is equipped with a double Wheatstone bridge architecture to optimize sidetone. One sidetone network is used for short lines and one for long lines. Switchover between both networks is dependent on line current and is described in the automatic gain control section. Different sidetone equations apply depending on whether a passive or an active set impedance is set. Sidetone Cancellation with Passive Set Impedance In a passive set impedance application, the set impedance is a part of the equations for optimum sidetone. For short lines optimum cancellation occurs if: R Z xZ lineshort HS2 x SET Z HS1 R Z Z lineshort S SET with: Zlineshort = impedance of a short telephone line and for long lines: Z xZ R linelong HL2 x SET Z HL1 Z Z R linelong SET S with: Zlinelong= impedance of a long telephone line
RDC1 RSRF CM
RDC1 x CM x RS
((RDC1 + RSRF) x RS/RSRF) - RS
+
)
RS
Ignoring the effect of the inductor and the parallel path RDC1 + RSRF again for audio frequencies, the set impedance is now determined by: Z SET
+
)
+ RRS
x (R
SRF
DC1
) RSRF)
With RS = 50 and RDC1 = 470 k, RSRF should be 43 k to obtain a 600 set impedance. To obtain a complex set impedance, R DC1 can be made complex. In such case, the dc mask can be adjusted with the dc value of RDC1 and the set impedance can be adjusted with the ac value of RDC1. An application with an active set impedance is interesting, particularly in countries like France, where with the dc current regulation mask, rather high line voltages can be reached. With a passive set impedance, this would result in a high cost for capacitor CSET.
Sidetone Cancellation with Active Set Impedance In the active set impedance application, the set impedance does not appear in the equations for optimum sidetone cancellation as it does in the passive application. For short lines, optimum cancellation occurs if: R HS2 x Z Z lineshort HS1 R S and for long lines: R HL2 x Z Z HL1 linelong R S
+
+
RECEIVE CHANNEL
Inputs The inputs HYS and HYL have an input resistance of 30 k and can handle signals up to 800 mVpp. This corresponds to a signal at the telephone line of about 8.0 dBm in the typical application. The switchover from HYS to HYL is dependent on line current and described in the automatic gain control section. Gain The overall gain from the line to the outputs Rx1 and Rx2 for short lines and passive impedance equals: R14 A 7.6 x RX R14 Z HYS For active impedance it follows:
TRANSMIT CHANNEL
Inputs The inputs Tx1 and Tx2 are designed to handle large signal levels of up to +3.0 dBm. The input impedance for both Tx1 and Tx2 equals 30 k. The inputs are designed for symmetrical as well as asymmetrical use. In asymmetrical drive, one input can be tied to Gnd via an external capacitor. Gain The gain from inputs Tx1 and Tx2 to the line is dependent on the set impedance, the line load impedance and dc slope resistor RS in the following way: Z xZ line 1 x SET A TX Z Z 6xR line SET S
+
)
x
+
)
A
RX
+ 7.6 x R14R14 )Z
1
HYS
R1 ) R14 xx ZZHYS
SET
With ZSET = 600 , Zline = 600 and RS = 50 the gain equals 0 dB. By setting Bit 4 of Register 2 to 1, the gain is raised by 6.0 dB. MOTOROLA ANALOG IC DEVICE DATA
In these relations, R14 is the resistor R14 in parallel with the input impedance at HYS of 30 k. The gain for long lines can be derived by replacing ZHYS and R14 by ZHYL 7
MC34016
and R17. With R14 = 3.0 k and Z HYS = 18 k the receive gain equals 0 dB for the passive impedance application. Outputs The outputs R x1 and R x2 of the receive channel have an output impedance of 150 and are designed to drive a 10 k resistive load or a 47 nF capacitive load with a 3.5 Vpp swing. The relation between line current and Istart and Istop is given by: R AGC x I I linestart AGCstart R S R AGC x I I linestop AGCstop R S Figures 5, 6, 7 and 8 show the AGC curves for both voltage regulation and current regulation. In current regulation, the start point for the AGC curves is coupled to the knee point of the dc characteristic, or: Iknee = IAGCstart.
+
+
AUTOMATIC GAIN CONTROL
The automatic gain control function (AGC) controls the transmit and receive gains and the switchover for the sidetone networks for short and long lines according to the line current (which represents line length). The effect of AGC on the transmit and receive amplifiers is 6.0 dB at default and it can be disabled via the serial bus. The switchover for the sidetone networks tracks the AGC curves for the transmit and receive amplifier gain. This feature can also be disabled via the serial bus:
Bit 6, Reg. 2 `PABX Mode' 0 0 1 1 Bit 0, Reg. 2 `AGC Range' 0 1 0 1
LOGIC OUTPUT DRIVERS
The MC34016 is equipped with three logic outputs meant to interface to the front end of a telephone. The outputs can be controlled via the serial bus interface. As shown in the characteristics, the logic outputs are capable of sourcing at least 1.0 mA and sinking at least 5.0 mA. Output HKSW Output HKSW is dedicated to drive the hookswitch. With HKSW low, the line is opened via Q2 and Q3 and automatically switches off the line driver transistor Q1. This feature guarantees fast dc settling after line breaks occurring during pulse dialing. Outputs Out1 and Out2 Outputs Out1 and Out2 may be used for any logic function, such as control of an earth switch and/or a shunt wire.
AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAA A A AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA AA AA AAAA A A AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AA AA AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA A A A A AA AAAAAAAAAAAAAAAAA A A AAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA AAAAAAAAA A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA AAAAAAAAA A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A AAAAAAAAAAAAAAAAA A A
Description AGC Gain Range of 6.0 dB, Sidetone Switchover Enabled No AGC Gain Range, Sidetone Switchover Enabled AGC Range of 6.0 dB, only HYS Input Active, HYL Muted No AGC Gain Range, only HYS Input Active, HYL Muted
The ratio between start and stop current for the AGC curves is programmable for both voltage and current regulation mode:
Bit 4, Reg. 1 `DC Mask' 0 Bit 1, Reg. 2 `AGC Ratio' 0
SERIAL BUS INTERFACE
The serial interface of the MC34016 enables a simple three wire connection to a micro controller. Timing Times t1, t2, t3, t4 and t5 are specified in the electrical characteristics. With BEN high, data can be clocked into the serial port by using Data and Clk lines. On the rising edge of the Clk, the data enters the MC34016. The last 8-bits of data entered are shifted into the registers when BEN is forced low. With BEN low, the serial port of the MC34016 is disabled. BEN must be kept low until the next register update is needed. Data should be written by entering the most significant bit first (Bit 7) and the least significant bit (Bit 0) last. With BEN low, the Data and Clk lines may be used to control other devices in the application.
AGC Ratio Selected
IAGCstart (A) 10
IAGCstop (A) 31
Voltage Regulation, AGC Ratio 1:3 Voltage Regulation, AGC Ratio 1:2
0
1
21
42
1
0
Current Regulation, AGC Ratio 1:2 Current Regulation, AGC Ratio 3:5
21
42
1
1
31
52
8
MOTOROLA ANALOG IC DEVICE DATA
MC34016
Timing Diagram
Clk
Data Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
BEN
t1
t2
t3
t4
t5
Vline , LINE VOLTAGE (V)
Vline , LINE VOLTAGE (V)
AAAAAAAAAAAAAAAAA A AA AAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAA AA AAAAAAAAAAAAAAAAA A AA AAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAA AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAA AA AAAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAAA A AA
Register 1 (Bit 7 = 0)
Bit 0 1 2 3 4 Function Operation Default 0 0 0 - 0 Output HKSW Output Out1 Output Out2 0: HKSW is Low 1: HKSW is High 0: Out1 is Low 1: Out1 is High 0: Out2 is Low 1: Out2 is High - Not Used DC Mask 0: Voltage Regulation Mask 1: Current Regulation Mask for France 5 DC Mode 0: Speech Mode/Normal Operation 1: Dialing Mode for Low Voltage Drop Only Used During Manufacturing 0 6 Test Mode 0
Registers The MC34016 is equipped with two 8-bit registers which are selected by the value of the most significant bit (Bit 7). If the supply voltage of the MC34016 drops below 2.5 V, all registers are set to 0. This RESET function enables a smooth power-up of the device. The registers are as follows:
Figure 1. Line Voltage versus Line Current
(Voltage Regulation Mask)
10 RDC1 = 680 k 8.0 6.0 RDC1 = 220 k 4.0 2.0 0 0 RDC1 = 470 k
10
20
30
40
50
60
70
80
90
100
Iline, LINE CURRENT (mA)
MOTOROLA ANALOG IC DEVICE DATA
AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAA A A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA AAAAAAAAAAAAAA AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AAAAAAAAA AA AAAAAAAAAAAAAAAA AAAAAA AA AAAAAAAAAAAAAAAA A A AA AAA A A AA AAAAAAAAAAAAAAAA A A AA AAAAAAAAAAAAAAAA A A AA AAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA AAAAAAAAAAAAAA AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA AAAAAAAAAAAAAA AA AAAAAAAAAAAAAAAA A AA AAAAAAAAAAAAAAAA A AA
Register 2 (Bit 7 = 1)
Bit 0 1 Function Operation Default 0 0 AGC Range AGC Ratio 0: AGC Range 6.0 dB 1: AGC Range 0 dB (Switched "Off") Voltage Regulation: (Bit 4, Reg. 1 = 0) 0: Ratio 1:3 1: Ratio 1:2 Current Regulation: (Bit 4, Reg. 1 = 1) 0: Ratio 1:2 1: Ratio 3:5 2 3 4 5 6 Transmit Mute Receive Mute 0: Transmit Channel Active 1: Transmit Channel Muted 0: Receive Channel Active 1: Receive Channel Muted 0 0 0 0 0 Transmit Gain Receive Gain PABX Mode 0: Transmit Channel Gain = 0 dB 1: Transmit Channel Gain = 6.0 dB 0: Receive Channel Gain = 0 dB 1: Receive Channel Gain = 6.0 dB 0: Normal Mode 1: PABX Mode (only Input HYS Selected)
Figure 2. Line Voltage versus Line Current
(Pulse Dial Mask) 6.0 5.0 4.0 3.0 2.0 1.0 0 0
10
20
30
40
50
60
70
80
90
100
Iline, LINE CURRENT (mA)
9
MC34016
Figure 3. Line Voltage versus Line Current
(Current Regulation Mask) 60 50 Vline , LINE VOLTAGE (V) 40 RDC1 = 470 k 30 20 10 0 0 RDC1 = 220 k 10 20 30 40 50 60 RAGC = 47 k AGC Ratio 3:5 RDC1 = 680 k 60 50 Vline , LINE VOLTAGE (V) 40 RDC1 = 470 k 30 20 10 0 0 RDC1 = 220 k 10 20 30 40 50 60 RAGC = 47 k AGC Ratio 1:2 RDC1 = 680 k
Figure 4. Line Voltage versus Line Current
(Current Regulation Mask)
Iline, LINE CURRENT (mA)
Iline, LINE CURRENT (mA)
Figure 5. AGC Weighting Factor versus Iline
(Voltage Regulation Mask) 1.0 AGC WEIGHTING FACTOR AGC WEIGHTING FACTOR 0.8 0.6 0.4 HYS 0.2 0 0 HYL RAGC = 100 k AGC Ratio 1:2 Gain 1.0 0.8
Figure 6. AGC Weighting Factor versus Iline
(Voltage Retulation Mask)
0.6 RAGC = 100 k AGC Ratio 1:3 0.4 HYS 0.2 0 0 HYL
Gain
10
20
30
40
50
60
70
80
90
100
10
20
30
40
50
60
70
80
90
100
Iline, LINE CURRENT (mA)
Iline, LINE CURRENT (mA)
Figure 7. AGC Weighting Factor versus Iline
(Current Regulation Mask) 1.0 AGC WEIGHTING FACTOR AGC WEIGHTING FACTOR 0.8 0.6 0.4 HYS 0.2 0 0 HYL RAGC = 47 k AGC Ratio 3:5 1.0 0.8 0.6 0.4
Figure 8. AGC Weighting Factor versus Iline
(Currrent Regulation Mask)
Gain
RAGC = 47 k AGC Ratio 1:2
Gain
HYS 0.2 0 0
HYL
10
20
30
40
50
60
70
80
90
100
10
20
30
40
50
60
70
80
90
100
Iline, LINE CURRENT (mA)
Iline, LINE CURRENT (mA)
10
MOTOROLA ANALOG IC DEVICE DATA
MC34016
Figure 9. Test Diagram
RHS1 18 k RHS2 3.0 k CHS1 0.047 CRx1 0.1 RRx 10 k VRx V CRx2 0.1 Rx1 Rx Rx2 Tx1 VTx + CTx1 0.047 Tx2 CTx2 0.047 Supply VCC Iref VCC + 5.0 V Rref 59 k Tx MC34016 HYS
RHL1 18 k RHL2 3.0 k CHL1 0.047 HYL IBG
RDC1 470 k
CStab 100 p
RSET 600
LAI
SRF Stab
Line LAO Driver VBG Gnd
Q1 MJE340
Serial Bus Interface Clk Data BEN Out1 Out2 HKSW A + + A + A
AGC AGC RAGC 100 k RS 50 CM 0.1 CSET 4.7 Iline + 15 mA
Cline 47 Rline 600 VAC V Vline
From MPU
MOTOROLA ANALOG IC DEVICE DATA
11
MC34016
Figure 10. Typical Application with Passive Impedance and Voltage Regulation
Q2 MJE350 RHS1 18 k RHS2 3.0 k CHS1 0.047 CRx1 0.047 Rx1 Receive Outputs CRx2 0.047 Rx2 Tx1 Transmit CT 0.047 x1 Tx2 Inputs CTx2 0.047 Supply VCC Iref Supply Rref 59 k Serial Bus Interface Clk Data BEN Out1 Out2 HKSW AGC AGC RAGC 100 k RS 50 CM 0.1 CSET 4.7 D3 Q3 MPSA42 Rx HYS RHL1 18 k RHL2 3.0 k CHL1 0.047 HYL IBG MC34016 Tx LAI SRF Stab LAO Line Driver VBG Gnd Q1 D1 1N4004 D4 A, Tip D2 B, Ring RDC1 470 k CStab 100 p RSET 600 + RINT 560
Vline
From MPU
Shunt Earth
NOTE:
Sidetone Networks not adapted to country specific telephone lines.
Optional
12
MOTOROLA ANALOG IC DEVICE DATA
MC34016
Figure 11. Typical Application with Active Impedance and Current Regulation
Q2 MJE350 RHS1 36 k RHS2 3.0 k CHS1 0.047 CRx1 0.047 Rx1 Receive Outputs CRx2 0.047 Rx2 Tx1 Transmit CT 0.047 x1 Tx2 Inputs CTx2 0.047 Supply VCC Iref Supply Rref 59 k Serial Bus Interface Clk Data BEN Out1 Out2 HKSW AGC AGC RAGC 100 k RS 50 CM 0.1 D3 Q3 MPSA42 Rx HYS RHL1 36 k RHL2 3.0 k CHL1 0.047 HYL IBG MC34016 Tx RSRF 43 k LAI SRF Stab LAO Line Driver VBG Gnd Q1 MJE340 D1 1N4004 D4 A, Tip D2 B, Ring RDC1 470 k CStab 100 p + RINT 1.8 k
Vline
From MPU
Shunt Earth
NOTE:
Sidetone Networks not adapted to country specific telephone lines.
Optional
MOTOROLA ANALOG IC DEVICE DATA
13
MC34016
OUTLINE DIMENSIONS
P SUFFIX PLASTIC PACKAGE CASE 738-03 ISSUE E -A20 11 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. DIM A B C D E F G J K L M N INCHES MIN MAX 1.010 1.070 0.240 0.260 0.150 0.180 0.015 0.022 0.050 BSC 0.050 0.070 0.100 BSC 0.008 0.015 0.110 0.140 0.300 BSC 0 15 0.020 0.040 MILLIMETERS MIN MAX 25.66 27.17 6.10 6.60 3.81 4.57 0.39 0.55 1.27 BSC 1.27 1.77 2.54 BSC 0.21 0.38 2.80 3.55 7.62 BSC 0 15 0.51 1.01
B
1 10
C
L
-TSEATING PLANE
K M E G F D 20 PL 0.25 (0.010)
M
N J 20 PL 0.25 (0.010) TA
M
M
T
B
M
-A-
20 11
DW SUFFIX PLASTIC PACKAGE CASE 751D-04 ISSUE E
-B-
1 10
10X
P 0.010 (0.25)
M
B
M
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 12.65 12.95 7.40 7.60 2.35 2.65 0.35 0.49 0.50 0.90 1.27 BSC 0.25 0.32 0.10 0.25 0_ 7_ 10.05 10.55 0.25 0.75 INCHES MIN MAX 0.499 0.510 0.292 0.299 0.093 0.104 0.014 0.019 0.020 0.035 0.050 BSC 0.010 0.012 0.004 0.009 0_ 7_ 0.395 0.415 0.010 0.029
20X
D
M
0.010 (0.25)
TA
S
B
J
S
F R C -T-
18X SEATING PLANE X 45 _
G
K
M
14
MOTOROLA ANALOG IC DEVICE DATA
MC34016
NOTES
MOTOROLA ANALOG IC DEVICE DATA
15
MC34016
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
How to reach us: USA / EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com
JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315 HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298
16
MC34016/D MOTOROLA ANALOG IC DEVICE DATA
*MC34016/D*


▲Up To Search▲   

 
Price & Availability of MC34016DW

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X